Web Images Videos Maps News Shopping Gmail more ▼	<u>Sign in</u>
GOOSIC SCHOIS: Instruction set simulator template Search Scholar Search Scholar Proferences	
Scholar Articles and patents anytime include citations Create email alert	Results 1 - 10 of about 19,800. (0.19 sec)
Instruction set compiled simulation: a technique for fast and flexible instruction set simulation. M Reshadi, P Mishra, N Dutt of the 40th annual Design Automation, 2003 - portal acm.org The last bar is our simulation approach that uses both techniques: compile-time decode and using templates to produce optimized code. We have demonstrated that instruction set compiled sim- ulation coupled with our instruction abstraction technique delivers the performance Cled by 93 - Related studies - All 20 versions	psu.edu (PDF)
[PDF] Generation of interpretive and compiled instruction set simulators R Leupers, J Eiste, B Landwehr - Proceedings of the ASP-DAC, 1999 - Citeseer While the number of dierent RT templates that may occur in instruction-set modelsis innite, the number of primitiveoperations is limited. Therefore, a key compo- nent in Jacob is a xed library of simulation functions written inC,each ofwhichsimulatesoneprimitiveoper- ation Cited by \$1 - Related articles - View as HTML - Ait 13 xersions	<u>pawadu</u> (PDF)
An efficient retargetable framework for instruction-set simulation M Reshadi, N Bansal, P Mishra, N Duit of the 1st IEEE/ACM/IFIP, 2003 - portal som.org IS-CS simulation technique in our retargetable framework by automatically extracting the required templates for simulating EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability [2] M.Reshadi et al, Instruction-Set Compiled Simulation Clied by 28 - Related stricks - Ali 21 versions	asmedu (PDF)
[PDF] Automatic generation of microarchitecture simulators 8 Onder, R Gupta - IEEE International Conference on Computer 1998 - cs.mtu.edu Specifies: - Micro-architecture Instruction Set Architecture (ISA) Assembly language syntax and binary representation case s_MEM: dest=dcache[lmar]; end Specifying Instruction Syntax and Semantics Page 19. 19 Disassembler Template Simulator Template ADL Compiler Cited by 97 Related articles: - View as HTML - All 3 versions	miu.edu (POF)
A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language A Hoffmann, T Kogel, A Nohl, G Braun, on computer-aided, 2001 - lesexplore, leee.org customizes a reduced instruction-set computer (RISC) processor within the Xtensa system [28] 2) extension of the target class of processors including single instruction multiple data description of op- eration behavior including side effects for the simulation and implementation Cited by 9% - Related atticles - All 6 versions	1 pauladu (POF)
A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA A Hoffmann, O Schliebusch, A Nohl, G Braun, O 2001 - computer.org As the system is based on an architecture template comprising quite a number of base instructions, it is far too the LPDP system integrator platform provides a well defined ap- plication programming interface (API) to interconnect the instruction-set simulator generated from the Cited by 56 - Pelated atticles - All 11 versions	whaltes.net (PDF)
[PDF] SystemC cosimulation and emulation of multiprocessor SoC designs L Benini, D Bertozzi, D Brum, N Drago, F Fumm, M (EEE Computer, 2003 - Citeseer (a) Figure 1. Archi- tectural template and simulation alternatives. (a) System functionali- ties are partitioned over a set of cores and other custom hardware (HW) blocks. (b) Full SystemC simulation implements all blocks as modules. (c) Instruction-set simulator (ISS)/ SystemC Cited by 98 - Related articles - View as HERAL - BL Direct - All 12 versions	psu.edu (PDF)
An integer linear programming approach for identifying instruction-set extensions C Ozturan, G Dundar, K Atasu - Third IEEE/ACM/IFIP 2005 - leeexplore.leee org A selection algorithm that ranks the generated templates based on isomorphism testing and potential eval- uation is described Machine description is updated automatically to support the instruction-set extensions. Extensive simulation results are presented Cited by Ad - Related articles - All 7 versions	uci.edu (PDF)
NoCGEN: A template based reuse methodology for networks on chip architecture J Chan, S Parameswaran - 2004 - computer.org Each router is connected via either directional or bidirectional point-to-point links. From a template topology such as a mesh, it is possible to add and remove links by editing the graph These can be as complex as an instruction set simulator Cited by 43 - Related articles All 8 versions	gauledu (PDF)
ASIP design methodologies: survey and issues MK Jain, M Balakrishnan, A Kumar - visid, 2001 - computer.org approaches are [7], [3] and [5]. One of the important feature of their architectural model used in [3] and [7] is that it captures the differ- entiating features of the instruction set and special For each architecture instance of the architecture template, a specific simulator is derived in Cited by 78 - Related articles - Ali 22 versions	psuedu (PDF)
Create email alert	
Gooddooddoogie≽	

http://scholar.google.com/scholar?q=instruction+set+simulator+template&hl=en&as_sdt=8... 9/9/2010

Result Page: 1 2 3 4 5 6 7 8 9 10 Next

instruction set simulator template Search

Go to Google Home - About Google - About Google Scholar

©2010 Google

Web Images Videos Maps News Shopping Grail more ▼	Scholar Preferences Sign in
GOOSIC SCHOIS: (emulate OR simulate) instruction set generic (Search)	
Scholar Articles and patents anytime include citations Create email alert	Results 1 - 10 of about 29,600. (0.13 sec)
Simics: A full system simulation platform PS Magnusson, M Christensson, J Eskilson, D COMPUTER,, 2002 - computer.org Naturally, we wish to simulate an entire system and to do so with total accuracy—a perfect Simics is also sufficiently generic to model embedded systems, desktop or set-top boxes, telecom Simics simulates processors at the instruction-set level, including the full supervisor state Cited by 882 - Related atticles - 81. Direct - All 10 versions.	
LISA-machine description language for cycle-accurate models of programmable DSP	psu.edu (PDF)
architectures S Pees, A Hoffmann, V Zivojnovic, H Proceedings of the 36th, 1999 - portal.com.org HDLs) like VHDL or Ver-ilog are widely used to model and simulate processors, but Texas Instruments, TMS32OC62x/C67x CPU and In- struction Set Reference Guide, Mar D. Bradlee, R. Henry, and S. Eggers, "The Marion system for retargetable instruction scheduling," in Proc Cited by 183 - Bulated atticles - 81. Direct - All 12 versions.	
[PDF] Generation of interpretive and compiled instruction set simulators R.Leupers, J.Eiste, B.Lendwehr - Proceedings of the ASP-DAC, 1999 - Citeseer or PC host, such tools have to be designed as cross-compilers or cross-simulators, respectively, which generate and simulate code for The Insulin instruction-set simulator is part of the FlexWare system 5. It is based on a congurable VHDL model of a "generic" processor Cated by 51 - Related articles - View as HTML - All 13 versions	pau.adu (PDF)
A universal technique for fast and flexible instruction-set architecture simulation A Nohl, G Braun, O Schliebusch, R Leupers, Proceedings of the, 2002 - ponal acm.org and sequences the appropriate host operations that are required to simulate the application A LISA model is a mixed structural/behavioral description of a proces- sor The proces- sor's instruction-set including instruction-coding, assembly syntax, functional behavior, and timing Cited by 152 - Related articles - Bit Direct - All 28 versions	psu.edu (PDF)
A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language A Hoffmann, T Kogel, A Nohl, G Braun,, on computer-aided, 2001 - leeexplore.leee.org HDLs like VHDL or Verilog are widely used to model and simulate processors, but Considering instruction-set simulation, efficient runtime reduction can be achieved by per- forming repeatedly tion-accurate models , it becomes a complex task for models with instruction pipelines Cited by 37 - Related actions - All 6 versions	psu.edu (PDF)
Hardware/software instruction set configurability for system-on-chip processors A Wang, E Kililan, D Maydan, C Proceedings of the 38th 2001 - ponal.acm org The simulator is able to correctly simulate an Xtensa program at close to one million instructions per second regardless of whether the simulated program uses TIE "ISDL: An instruction set description language "LISA - machine description language and generic machine model Cited by 71 - Belated atticles - All 28 versions	psu.edu (PDF)
Asim: A performance model framework J Emer, P Ahuja, E Borch, A Klauser, CK Luk, S Computer, 2002 - ieeexplore.ieee.org The Aint feeder, the most aggressive in this set of instruction feeders, 2 supplies Aint fetches and executes any instruction under the direction of the performance model , but Aint can help a performance model correctly simulate a modern, dynamically scheduled, speculative micro Cated by 158 - Related articles - Bt. Direct - At 17 versions	pau.adu (PDF)
The M5 simulator: Modeling networked systems Nt. Binkert, RG Dreslinski, LR Hsu, KT Lim, AG IEEE, 2006 - leeexplore leee.org Using this language, a simple add instruction could be coded as Rc = Ra + Rb. A parser converts the ISA description to a set of instruction classes, which include methods that of warm-up time required for TCP to stabilize can be significantly larger than is practical to simulate Cited by 224 - Related articles - Bt. Direct - All 6 warsions	
A generic tool set for application specific processor architectures F Engel, J Nührenberg, GP Fettweis - Proceedings of the eighth, 2000 - portal.acm.org During simulation a jump to the succeeding instruction sequence is necessary As part of the M3-DSP chip set this processor is re-sponsible for pre- and post-processing Hence to simulate cor- rect response times a cycle accurate model with full control of the pipeline behavior is Cited to 20 - Related accides - All 21 versions	psu.edu (PDF)
Automatic generation of fast timed simulation models for operating systems in SoC design S Yoo, G Nicolescu, t. Gauthier, A Proceedings of the, 2002 - portal acm.org SoCOS also enables to model final OSs with a generic OS simulation model [15], OS, the designer needs to run more accurate simulation such as using instruction set simulators To simulate a specific OS implementation, the designer needs to do "personalization" of the virtual Cited by 55 - Related articles - All 16 versions	panada (PDF)
Create email alert	
Goacceccagie≽	

Result Page: 1 2 3 4 5 6 7 8 9 10 Next

(emulate OR simulate) instruction se Search

Go to Google Home - About Google - About Google Scholar

©2010 Google